

200577069

1A20 Rec'd PCT/PTO 24 APR 2006

**APPLICATION UNDER UNITED STATES PATENT LAWS**

Atty. Dkt. No. 7372/88130

Invention: **METHOD FOR MANUFACTURING COMPOUND  
SEMICONDUCTOR SUBSTRATE**

Inventor: **Masahiko HATA  
Yoshinobu ONO  
Kazumasa UEDA**

**CUSTOMER NO. 42798**

Fitch, Even, Tabin & Flannery  
1801 K Street, N.W. - Suite 401L  
Washington, D.C. 20006-1201  
Telephone: (202) 419-7000

This is a:

- Provisional Application
- Regular Utility Application
- Divisional Application
- PCT National Phase Application
  - The complete disclosure of PCT/JP2004/016186, filed October 25, 2004 is incorporated by reference.
- Design Application
- Reissue Application
- Plant Application
- Substitute Specification
- Sub. Spec. Filed \_\_\_\_\_  
In Appl. No. \_\_\_\_ / \_\_\_\_
- Marked-up Specification re  
Sub. Spec. filed \_\_\_\_\_  
In Appl. No. \_\_\_\_ / \_\_\_\_

**SPECIFICATION**

JP2004016186A10 24 APR 2006

METHOD FOR MANUFACTURING  
COMPOUND SEMICONDUCTOR SUBSTRATE

Technical Field

5 The present invention relates to a method for manufacturing a compound semiconductor substrate.

Background of the Art

A compound semiconductor substrate has been used for 10 manufacturing electronic devices such as field-effect transistor, heterojunction bipolar transistor, etc. It is known that, when these electronic devices are operated at a high current density, temperature of the electronic devices rises to result in deterioration in performances of the electronic 15 devices such as current amplification factor of transistor and rectification property of diode and degradation in reliability. In order to reduce temperature elevation of the electronic devices, a method for manufacturing the compound semiconductor substrate which is excellent in heat radiation has been studied.

20

Disclosure of the Invention

The object of the invention is to provide a method for manufacturing a compound semiconductor substrate which is excellent in heat radiation.

25 The present inventors have studied a method for easily

manufacturing the compound semiconductor substrate which is excellent in heat radiation, and resultantly leading to completion of the invention.

Namely, the present invention provides a method for  
5 manufacturing a compound semiconductor substrate comprising  
the steps of (a)-(e):

- (a) epitaxially growing a compound semiconductor functional layer 2 on a substrate 1,
- (b) bonding a support substrate 3 to the compound  
10 semiconductor functional layer 2,
- (c) polishing the substrate 1 and a part of the compound semiconductor functional layer 2 on the side which is in contact with the substrate 1, to remove them,
- (d) bonding a thermally conductive substrate 4 having a thermal conductivity higher than that of the substrate  
15 1 to the exposed surface of the compound semiconductor functional layer 2 which is provided in the step (c) to obtain a multilayer substrate and
- (e) separating the support substrate 3 from the multilayer  
20 substrate.

Further, the present invention provides a method for manufacturing a compound semiconductor substrate comprising the steps of (f)-(h):

- (f) epitaxially growing a compound semiconductor functional layer 22 on a substrate 21,

(g) bonding a thermally conductive substrate 23 having a thermal conductivity higher than that of the substrate 21 to the surface of the compound semiconductor functional layer 22 and

5 (h) polishing the substrate 21 and a part of the compound semiconductor functional layer 22 on the side which is in contact with the substrate 21, to remove them.

The compound semiconductor substrate obtained by the  
10 method according to the present invention is excellent in heat radiation. The compound semiconductor substrate is used as a material for manufacturing to obtain electronic devices such as transistor and heterojunction bipolar transistor having a high current amplification factor, and diode of excellent  
15 rectification property. These electronic devices are excellent in terms of performances and reliability, since temperature elevation of their devices is reduced even when operated at a high current density.

20 Brief Description of the Drawings

Fig. 1 shows an embodiment (example 1) of the present invention.  
Fig. 2 shows an embodiment (example 2) of the present invention.  
Fig. 3 shows a cross section structure of a pn junction diode obtained in the example 2.

25 Fig. 4 shows current-voltage characteristics of the pn junction

diode obtained in the example 2.

Fig. 5 shows a cross section structure of a pn junction diode obtained in a comparative example 2.

Fig. 6 shows current-voltage characteristics of the pn junction 5 diode obtained in the comparative example 2.

In Fig. 4 and Fig. 6, a longitudinal axis represents current value I flowing between a p-electrode and an n-electrode, of which the unit is A (ampere), and a horizontal axis represents voltage V applied to the p-electrode and the n-electrode, of 10 which the unit is V (volt).

#### Best Modes for Carrying Out the Invention

##### **Method I for manufacturing compound semiconductor substrate**

A method I for manufacturing a compound semiconductor 15 substrate comprises the steps of (a) to (e).

Examples of substrate 1 used in the step (a) include single crystal substrates such as single crystal GaAs, single crystal InP, or sapphire. As these substrates 1, commercially available products may be used. The substrate 1 with its surface cleaned 20 up is preferably used.

The compound semiconductor functional layer 2 in the step (a) is epitaxially grown. Examples of the epitaxial growth include metal organic chemical vapor deposition (MOCVD), molecular beam epitaxy, halide chemical vapor deposition (which 25 uses a gas containing halogen as a starting material), hydride

vapor phase epitaxy, liquid phase epitaxy. Preferably, the compound semiconductor functional layer 2 consists of at least two layers. More preferably, respective layers include at least one III group element selected from the group consisting of In, 5 Ga, and Al and further include at least one V group element selected from the group consisting of N, P, As, and Sb. In the present specification, elements except for In, Ga, Al, N, P, As, and Sb are dopant. In the present specification, in terms of layers constituting the compound semiconductor functional 10 layer 2, layers which are different in composition or the dopant level are regarded as different. Thus, examples of the compound semiconductor functional layer 2 include a layer consisting of a compound semiconductor functional layer 2A and a compound semiconductor functional layer 2B with the same composition as 15 and a different dopant level from the compound semiconductor functional layer 2A.

A support substrate 3 in the step (b) is bonded to an epitaxial growth surface of the compound semiconductor layer containing the compound semiconductor functional layer 2. The 20 support substrate 3 is a substrate for adding to the strength of the compound semiconductor substrate so as to prevent it from breakage in the following steps, and may need sufficient mechanical strength. Examples of the support substrate 3 include insulating glass and ceramic such as quartz and sapphire; and a semiconductive material such as Si and Ge. 25

Bonding in the step (b) may be performed by using an adhesive. The adhesive is one which provides bonding strength enough not to separate the support substrate 3 from the compound semiconductor functional layer 2 in the following step (c) and 5 to be removed from the epitaxial growth surface without providing any chemical and physical changes on the epitaxial growth surface (without causing chemical and physical damages) in the step (e) and examples thereof include electron wax and adhesive tape.

10

In the step (c), the substrate 1 and a part of the compound semiconductor functional layer 2 located adjacent to the substrate 1 are polished to remove. Examples of the compound semiconductor functional layer 2 to be polished include a layer 15 (buffer layer etc.) which is useful for crystal growth when the epitaxial growth is performed. Examples of polishing include mechanical polishing, chemical mechanical polishing, chemical polishing. The mechanical polishing is performed by pressing a polished material against a polishing machine with a proper 20 stress in the presence of polishing material or polishing chemical. The chemical mechanical polishing is performed by combining mechanical polishing with dissolution of a polished surface using a polishing chemical, and spraying liquid such as water containing the polishing material or polishing 25 chemical into the vicinity of a boundary face between a

substrate and a compound semiconductor functional layer as a narrow flow at high pressure, followed by separating the substrate from the compound semiconductor functional layer through the chemical and mechanical polishing process. The 5 chemical polishing is performed through corrosion and dissolution with liquid polishing chemicals or through corrosion and volatilization with gas.

In the step (d), a thermally conductive substrate 4 having  
10 a thermal conductivity higher than that of the substrate 1 is bonded to the surface of the compound semiconductor functional layer 2 exposed after the whole of the substrate 1 and a part of the compound semiconductor functional layer 2 located adjacent to the substrate 1 are removed. The thermally 15 conductive substrate 4 may have usually the same size as the substrate 1, or larger size than the substrate 1. Example of the thermally conductive substrate 4 include diamond; silicon carbide (SiC); aluminum nitride (AlN); boron nitride (BN); silicon (Si); metal such as Al, Cu, Fe, Mo, and W; metal oxide; 20 and metal boride. The metal may be alloy, and examples thereof include at least two alloys selected from the group consisting of Al, Cu, Fe, Mo and W. The thermally conductive substrate 4 includes preferably diamond; SiC; AlN; BN; Si; Al, Cu, Fe, Mo, W, and alloy of these metals.

25 The thermally conductive substrate 4 includes more

preferably polycrystalline Si substrate obtained by chemical vapor deposition (CVD) or sintering process; a substrate formed with a polycrystalline or amorphous diamond thin film (hereinafter referred to as "diamond substrate") having a  
5 thickness of about not more than 300  $\mu\text{m}$ , preferably about not more than 150  $\mu\text{m}$  and about not less than 50  $\mu\text{m}$  on a single crystal Si substrate, polycrystalline Si substrate or ceramic substrate (SiC, AlN, BN, etc.); a polycrystalline or amorphous SiC, AlN, and BN obtained by CVD or sintering process,  
10 Among these, the diamond substrate is preferable, the diamond substrate of which the diamond thin film is amorphous is more preferable. The diamond substrate is available relatively easily, has high thermal conductivity ( $>1000 \text{ W/mK}$ ), and contains the Si substrate or the ceramic substrate with high  
15 strength, thus, handling ability is good.

In operation of electronic devices, along with generation of heat, temperature gradient occurs from a side of the electronic devices toward a side of the thermally conductive substrate 4. Then, tensile or compressive stress is induced based on a coefficient difference in thermal expansion between the compound semiconductor functional layer 2 and thermally conductive substrate 4 bonded to the compound semiconductor functional layer 2 and thus the thermally conductive substrate  
20 4 has preferably a thermal expansion coefficient close to that  
25

of the compound semiconductor functional layer 2.

Further, the thermally conductive substrate 4 has a thermal conductivity of not less than about 100 W/mK, preferably not less than about 150 W/mK, more preferably not less than about 5 500 W/mK, which is higher than thermal conductivity of substrate 1 (from about 40 W/mK to about 70 W/mK) such as GaAs single crystal substrate, InP single crystal substrate, and sapphire substrate.

When manufacturing a high frequency electronic device 10 from the compound semiconductor substrate, in view of reducing dielectric loss at the higher frequencies, the thermally conductive substrate 4 in the compound semiconductor substrate has a resistivity of preferably about not less than  $10^3 \Omega\text{cm}$ , more preferably about not less than  $10^5 \Omega\text{cm}$ . While, in 15 applications not requiring low dielectric loss at the high frequencies, the thermally conductive substrate 4 may be various semiconductor; ceramic (SiC, AlN, BN, etc.); electric conductive material (metal, metal oxide, metal boride, etc.).

20 Bonding in the step (d) may be performed using adhesive, and may be performed by a method without using the adhesive. When using the adhesive, examples of the adhesive include an inorganic adhesive such as low melting point metal (In, Sn or solder, etc); an organic adhesive such as thermosetting resin, 25 photopolymerizable resin, electron wax (Wax "W" manufactured

by Apiezon, etc.), preferably the organic adhesive. When both of the thermally conductive substrate 4 and the compound semiconductor functional layer 2 are optically transparent, the adhesive containing the photopolymerizable resin may be used.

5 The adhesive has preferably a layer thickness which is a level not to impair heat transmission from the compound semiconductor functional layer 2 to the thermally conductive substrate 4.

In the step (d), before bonding the compound semiconductor functional layer 2 with the thermally conductive substrate 4, at least one of bonding faces of these is preferably subjected to cleanup treatment or chemical treatment. Also, at least one of the bonding faces treated the above is more preferably subjected to thermal treatment. These treatments enable the compound semiconductor functional layer 2 to be 15 directly bonded with the thermally conductive substrate 4. (See, for instance, Journal of Optical Physics and Materials, Vol. 6 No. 1, 1997, P19-48.) In direct bonding, coefficient difference in thermal expansion between the compound semiconductor functional layer 2 and the thermally conductive 20 substrate 4 is preferably small.

In the step (e), the support substrate 3 is separated from the multilayer substrate including the thermally conductive substrate 4, the compound semiconductor functional layer 2, and 25 the support substrate 3 in this order, which is obtained in the

step (d), to obtain a compound semiconductor substrate. Separation may be performed by, for instance, a method of melting the adhesive by heating. In the case of electron wax, the electron wax may be melted by heating, followed by 5 separating the support substrate 3, thereafter, removing the electron wax remaining on the compound semiconductor substrate using an organic solvent.

**Method II for manufacturing compound semiconductor substrate**

10 A method II for manufacturing a compound semiconductor substrate of the present invention comprises the steps of (f) to (h).

The step (f) may be performed according to the same operation as the step (a). A substrate 21 is made of the same 15 one as the substrate 1.

In the step (g), according to the step (d), a compound semiconductor layer 22 may be bonded to a thermally conductive substrate 23 using adhesive, and a compound semiconductor layer 22 may be bonded to a thermally conductive substrate 23 by a 20 method without using the adhesive. For the adhesive, the adhesive used in the step (d) may be applied. A compound semiconductor functional layer 22 and a thermally conductive substrate 23 correspond to the compound semiconductor functional layer 2 and the thermally conductive substrate 4, 25 respectively.

In the step (h), according to the step (c), a substrate 21 and a part of the compound semiconductor layer 22 located adjacent to the substrate 21 may be polished to remove. Polishing may be performed according to the same operation as  
5 the step (c)

The compound semiconductor substrate obtained by the method I and II for manufacturing the compound semiconductor substrate of the present invention may be cut away with the  
10 peripheral portion in view of preventing breakage and missing of the compound semiconductor substrate in manufacturing or in transporting products, and if necessary, may be formed into shapes suitable for manufacturing steps of electronic devices. Cutting away of the peripheral portion may be carried out after  
15 a final step of the method for manufacturing the compound semiconductor substrate of the present invention or in the middle of these steps.

Further, the compound semiconductor substrate obtained by the method I (or II) for manufacturing the compound  
20 semiconductor substrate of the present invention is usually the same as the substrate 1 (or 21) in dimension and shape, conventional facilities are applicable to a facility for manufacturing the electronic devices using this compound semiconductor substrate.

**Method for manufacturing electronic device**

A method for manufacturing an electronic device of the present comprises the step of forming an electrode on the compound semiconductor substrate obtained the above.

Formation of the electrode may be carried out by, for instance, a method of vapor depositing metal (Au, Ti, Ni, Al, Ge, etc.) on the compound semiconductor layer 2 (or 22) of the compound semiconductor substrate. If necessary, dry etching or aqua regina treatment may be performed in the formation of the electrode.

**EXAMPLES**

The present invention is described in more detail by following Examples, which should not be construed as a limitation upon the scope of the present invention.

**Example 1**

**[Manufacturing of compound semiconductor substrate]**

Fig. 1 shows a procedure for manufacturing a compound semiconductor.

On a single crystal semi-insulating GaAs substrate 1 having a diameter of 100mm and a thickness of 630 $\mu$ m which is commercially available, a compound semiconductor functional layer 2 for a heterojunction bipolar transistor was grown by metal organic vapor-phase thermal decomposition using hydrogen

gas as a carrier,

trimethyl gallium, triethyl gallium, trimethyl aluminum, and trimethyl indium as a starting material containing III group element;

5 arsine and phosphine as a starting material containing V group element; and

disilane (n-type control) and trichloro-bromomethane (p-type control) as a raw material of a dopant for conductivity control, to produce a compound semiconductor layer substrate.

10 A layer structure of the compound semiconductor functional layer 2 was described in order from the substrate 1 side, as follows:

	undoped GaAs layer	50nm
	undoped AlAs layer	50nm
15	undoped GaAs layer	500nm
	Si-doped (electron density $3 \times 10^{18}/\text{cm}^3$ )	
	n-type GaAs subcollector layer	500nm
	Si-doped (electron density $1 \times 10^{16}/\text{cm}^3$ )	
	n-type GaAs collector layer	500nm
20	C- doped (positive hole density $4 \times 10^{19}/\text{cm}^3$ )	
	p-type GaAs base layer	80nm
	Si-doped (electron density $3 \times 10^{17}/\text{cm}^3$ )	
	n-type InGaP emitter layer	30nm
	Si-doped (electron density $3 \times 10^{18}/\text{cm}^3$ )	
25	n-type GaAs subemitter layer	100nm

Si-doped (electron density  $2 \times 10^{19}/\text{cm}^3$ )

n-type  $\text{In}_x\text{Ga}_{1-x}\text{As}$  ( $x=0$  to 0.5 gradient

structure) contact layer

100nm

In Fig.1, these layers were represented as a compound

5 semiconductor functional layer 2 as a whole.

A transparent quartz support substrate 3 having a diameter of 100 mm and a thickness of 500  $\mu\text{m}$  was placed on a hot plate heated to about 100 °C, followed by applying and 10 dissolving electron wax. A surface of epitaxial growth of the compound semiconductor functional layer 2 of the compound semiconductor layer substrate was bonded to the support substrate 3 as a bonding face. At this time, a load of about 5 kg was applied via a jig from the back side of the compound 15 semiconductor layer substrate, followed by applying the electron wax uniformly on the bonding face, and thereafter, stopping heating the hot plate, thereby solidifying the electron wax, to obtain a multilayer substrate supported by the transparent quartz support substrate 3. The multilayer 20 substrate had a thickness of 1130  $\mu\text{m}$  which was measured using a dial gauge.

The support substrate 3 of the multilayer substrate was fixed on a polishing machine, and a GaAs substrate 1 was 25 subjected to mechanical polishing for about 20 min. to remove

by about 580 $\mu\text{m}$ . The multilayer substrate was taken off the polishing machine and washed with water. Then, the multilayer substrate was immersed in citric acid/ hydrogen peroxide/ water-based etching solution and etched for 4 hours, followed by dissolving the GaAs substrate 1 and the whole of a GaAs layer grown epitaxially which is on the substrate side of an AlAs layer. After water washing, the multilayer substrate was immersed in 5% HF aqueous solution for 3 minutes to remove the AlAs layer.

On a single crystal Si substrate 4 having a diameter of about 100 mm and a thickness of about 500  $\mu\text{m}$  which is commercially available, a high resistance insulating diamond thin film 5 having a thickness of about 50  $\mu\text{m}$  was formed by plasma CVD using hydrogen and methane as a raw material. The diamond thin film 5 was subjected to mirror polishing to obtain a surface. A polyimide aqueous solution was spin-coated on the surface to obtain a coated surface. The coated surface was contacted with a polished surface of the compound semiconductor functional layer 2 (which was obtained by removing a single crystal GaAs substrate 1, was bonded to the support substrate 3 and supported thereby). Thereafter, by heating to about 100 °C to bond both surfaces, at the same time, to dissolve electron wax, the support substrate 3 was removed. Heating was carried out under the conditions of atmosphere: nitrogen, applied load: about 20kg, temperature: about 300 °C , and time period: 1 hour to

obtain a compound semiconductor substrate having a sufficient bonding strength.

[Manufacturing and evaluation of transistor]

5 An epitaxial growth surface of the compound semiconductor functional layer 2 of the compound semiconductor substrate was cleaned up by ultrasonic cleaning with acetone, thereafter, a heterojunction bipolar transistor of which dimension of an emitter surface is 100 $\mu\text{m}$  $\times$ 100 $\mu\text{m}$  was manufactured using  
10 conventional lithography. AuGe/Ni/Au was used as a collector metal and Ti/Au as an emitter metal and a base metal. Current amplification factor was 148 at collector current density of 1 kA/cm $^2$ h.

15 Comparative example 1

The same operations as [Manufacturing of compound semiconductor substrate] of Example 1 were performed except that a GaAs single crystal substrate 1 was not removed and a thermally conductive substrate 4 was not bonded thereto, to  
20 obtain a compound semiconductor substrate.

The compound semiconductor substrate was subjected to the same operations as [Manufacturing and evaluation of transistor] of Example 1. The obtained heterojunction bipolar transistor of which dimension of an emitter surface is 100  $\mu\text{m}$   $\times$  100  $\mu\text{m}$  had  
25 a current amplification factor of 132 at collector current

density of 1 kA/cm<sup>2</sup>h.

Example 2

[Manufacturing of compound semiconductor substrate]

5 On a single crystal insulating sapphire substrate 1' having a diameter of 50 mm and a thickness of 500 µm which is commercially available, a compound semiconductor functional layer 2' for a pn junction diode was grown by metal organic vapor-phase thermal decomposition using  
10 hydrogen gas as a carrier, trimethyl gallium, and trimethyl aluminum as a starting material containing III group element; ammonia as a starting material containing V group element; and silane (n-type control) and bis(cyclopentadienyl)magnesium  
15 (p-type control) as a raw material of a dopant for conductivity control to produce a compound semiconductor layer substrate. A layer structure of the compound semiconductor functional layer 2' was described in order from the substrate 1' side as follows (see Fig.2):

20	undoped GaN buffer layer 2a	20nm
	undoped GaN layer 2b	500nm
Si-doped (electron density 3×10 <sup>18</sup> /cm <sup>3</sup> )		
	n-type GaN layer 2c	5000nm
	undoped GaN layer 2d	50nm
25	undoped Al <sub>x</sub> Ga <sub>1-x</sub> N (x=0.05) layer 2e	30nm

Mg-doped (positive hole density  $8 \times 10^{18}/\text{cm}^3$ )

p-type GaN layer 2f 80nm

The compound semiconductor layer substrate was subjected to thermal treatment for 10 min. at about 500 °C under nitrogen  
5 gas atmosphere to activate the p-type GaN layer 2f.

A transparent quartz support substrate 3' having a diameter of 50 mm and a thickness of 500 µm was placed on a hot plate heated to about 100 °C , followed by applying and  
10 dissolving electron wax.

An epitaxial growth surface in the compound semiconductor functional layer 2' of the compound semiconductor layer substrate was bonded to the support substrate 3' as a bonding  
15 face. At this time, a load of approx. 5kg was applied via a jig from the back side of the compound semiconductor layer substrate, followed by applying the electron wax uniformly on the bonding face, and thereafter, stopping heating the hot plate, thereby solidifying the electron wax, to obtain a multilayer  
20 substrate supported by the support substrate 3'. The multilayer substrate had a thickness of 1006 µm which was measured using a dial gauge.

The support substrate 3' of the multilayer substrate was  
25 fixed on a polishing machine, and a sapphire substrate 1' was

subjected to mechanical polishing for about 40 min. to remove by about 480  $\mu\text{m}$  and further by 22  $\mu\text{m}$  using a finer abrasive polishing which was exchanged with a polishing agent and a polishing pad. The compound semiconductor layer substrate was  
5 taken off the polishing machine and the multilayer substrate washed with water and further washed with aqua regia. Then, the GaN surface exposed by about 0.5  $\mu\text{m}$  was subjected to chemical polishing, washed with water and dried to obtain the compound semiconductor layer substrate.

10

On a single crystal Si substrate 4' having a diameter of 50 mm and a thickness of about 500  $\mu\text{m}$  which was commercially available, a high resistance insulating diamond thin film 5' having a thickness of about 50  $\mu\text{m}$  was formed by plasma CVD using  
15 hydrogen and methane as a raw material.

The diamond thin film 5' was subjected to mirror polishing to obtain a surface. A polyimide aqueous solution was spin-coated on the surface to obtain a coated surface. The coated surface was contacted with a polished surface of the compound  
20 semiconductor functional layer 2. Thereafter, by heating to about 100 °C to bond both surfaces, at the same time, to dissolve electron wax, the support substrate 3' was removed. Heating was carried out under the conditions of atmosphere: nitrogen, applied load: about 20 kg, temperature: about 300 °C , and time  
25 period: 1 hour to obtain a compound semiconductor substrate

having a sufficient bonding strength.

[Manufacturing and evaluation of diode]

An Au/Ni electrode having a diameter of 300 $\mu$ m was  
5 vapor-deposited on the surface of a p-type GaN layer 2f, and  
then was subjected to thermal treatment at 400 °C for 5 min.  
to form a p-type ohmic electrode Ep. The periphery of the p-type  
ohmic electrode Ep of the compound semiconductor substrate was  
removed by about 1000nm by dry etching, and etched back by 50nm  
10 with aqua regia treatment. Al metal was vapor-deposited by 500nm  
on the surface, followed by forming an n-type ohmic electrode  
En to produce a mesa-structure GaN/AlGaN pn heterojunction  
diode including an aluminum n-side ohmic electrode En connected  
with n-type GaN side and the p-side ohmic electrode Ep connected  
15 with p-type GaN. The cross section structure thereof is shown  
in Fig. 3. Current-voltage characteristic of the diode was  
measured on the obtained 4 samples. The results were shown in  
Fig. 4

20 Comparative example 2

The same operations as [Manufacturing of compound  
semiconductor substrate] of Example 2 were performed except  
that a sapphire substrate 1' was not removed and a thermally  
conductive substrate was not bonded thereto (with a high  
25 resistance insulating diamond thin film 5' formed on a single

crystal Si substrate 4') to obtain a compound semiconductor substrate.

The compound semiconductor substrate was subjected to the same operations as [Manufacturing and evaluation of diode] of 5 Example 2 to obtain a mesa-structure GaN/AlGaN pn heterojunction diode including an aluminum n-side ohmic electrode connected with n-type GaN side and the p-side ohmic electrode connected with p-type GaN. The cross section structure of the resultant diode is shown in Fig.5. In Fig.5, 10 1' represents sapphire substrate, 2a as undoped GaN buffer layer, 2b as undoped GaN layer, 2c as Si-doped n-type GaN layer, 2d as undoped GaN layer, 2e as undoped Al<sub>x</sub>Ga<sub>1-x</sub>N ( $x=0.05$ ), 2f as Mg-doped p-type GaN layer, Ep as p-side ohmic electrode, En as n-side ohmic electrode.

15 Current-voltage characteristic of the diode was measured on the obtained 4 samples. The results were shown in Fig.6.

As shown in Fig.4, the diode (Example 2) obtained by the method for manufacturing the compound semiconductor of the 20 present invention is large in current value of a side of forward bias (applied voltage value of horizontal axis >0V) and small in leakage current value of a side of reverse bias (applied voltage value of horizontal axis <0V), further excellent in rectification property.

25 As shown in Fig.6, the diode (Comparative Example 2)

obtained by a conventional method is small in current value of the side of forward bias and large in leakage current value of the side of reverse bias.